Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

David_Y's avatar
David_Y
Icon for New Contributor rankNew Contributor
5 years ago

Pin delays for the DDR-T device 1SM21BHU2F53E2VG (2)

We need to know the pin delays for the DDR-T device 1SM21BHU2F53E2VG. Could you please assist?

No RepliesBe the first to reply

Recent Discussions

  • m_tanoue's avatar
    About writing JBC files using altera-stapl
    Solved
    14 minutes ago
    m_tanoue
  • Sumanth's avatar
    Cyclone 10 GX AS x4 Configuration Compatibility with Infineon S25FS512S (Custom Flash Definition)
    15 minutes ago
    Sumanth
  • VBalamurugan29's avatar
    JESD204B RX Link Never Achieves CGS at 12.8 Gbps on S10 ES (1SG280LU3F50E3VGS1, Quartus Pro 17.1)
    11 hours ago
    VBalamurugan29
  • Asaf_Bloch's avatar
    Cold Temperature Issue
    15 hours ago
    Asaf_Bloch
  • matsu's avatar
    ModelSim-Intel FPGA Starter Edition 18.1 exits with code 211 when pressing Restart button
    18 hours ago
    matsu
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo