Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Pin Assignment problem

I could not find locations associated with these pins on ep4cgx15bf14c8. Can anyone help me? :) 

Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 52 total pins
	Info (169086): Pin tristate_bus_ssram_outputenable_n not assigned to an exact location on the device
	Info (169086): Pin tristate_bus_ssram_write_n not assigned to an exact location on the device
	Info (169086): Pin tristate_bus_ssram_begintransfer_n not assigned to an exact location on the device
	Info (169086): Pin tristate_bus_ssram_reset_n not assigned to an exact location on the device

3 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    are you using a development kit? Then have a look at the manual, or even better, the board schematics. You should find which FPGA pins are connected to those SSRAM signals.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    Yes, I am using Cyclone IV GX Starter Kit. According to the Reference Manual, there are some problems that I could not assign the pin location:

    - There is 1 location B13 for both ssram_outputenable_n and flash_outputenable_n while Pin Planner accepts B13 for only one node.

    - Location for ssram_begintransfer_n is "--".

    - Location for ssram_reset_n, ssram_write_n are missing.

    :confused:
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    I don't remember how the tristate master works, but I think you can configure it so that it shares the output enable between the flash and the ssram, so that you have only one signal to connect.

    As for the other ones, I don't know which mode the ssram controller uses, but you could at first try not to connect them. Just ensure that the two individual byte write enable signals are well connected, and then you can forget about the global write.

    Don't you have a design example you can have a look to, so that you can see how it was implemented?