Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

phase between 2 PLL's in different FPGA

Hello, I have a system with 2 FPGA's. In each FPGA I need a clock of 40MHz. I can generate it with a PLL in each board. My question is: If the 2 PLL's generate the 40MHz signal from...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Hello,

But they will not be completely asynchronous, because they use the same xtal for generate the output? Can I predict something about the difference of phase?

Maybe is clear for you, but I am a beginner. Sorry.

Thank you for your answer.