Forum Discussion

rshal2's avatar
rshal2
Icon for Occasional Contributor rankOccasional Contributor
6 years ago

Peloader hang in clock calibration

Hello, The following function get hang in my application. I can't knows exactly why, because preloader is getting compiled with debug information (Is there a way to Turn it off)? What I see is: ...
FawazJ_Altera's avatar
FawazJ_Altera
Icon for Frequent Contributor rankFrequent Contributor
6 years ago

Hello Sir,

May I know how did you build your preloader? is it through bsp-editor?

Furthermore, which device is that?

Thank you

rshal2's avatar
rshal2
Icon for Occasional Contributor rankOccasional Contributor
6 years ago

Hello,

These are the next steps I've tried:

  1. change csel from 0x10 to 0x0. Now it behaves slightly different. I manage to pass the previous problematic code line, but in just the next line of code it get hangs:
/* clear safe mode */
	DEBUG_MEMORY
	cm_write_ctrl(
		readl(SOCFPGA_CLKMGR_ADDRESS + CLKMGR_CTRL_ADDRESS) |
			CLKMGR_CTRL_SAFEMODE_SET(CLKMGR_CTRL_SAFEMODE_MASK));

Why should it hang here ?

2. I than tried to skip "cm_basic_init" routine.

Now I manage to continue till the end of preloader before jumping to u-boot.

What does it mean ? Why cm_basic_init fails to configure pll ?

3. I've also noticed the following patch:

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd06202014_496.html

Should this patch be applied with quartus 15.1 ?

Note: I try to debug preloader using debugger. Is this the reason for the pll calibration issue ?

Thanks