Forum Discussion

yashael's avatar
yashael
Icon for Occasional Contributor rankOccasional Contributor
4 years ago

PCS Direct on serial loopback

Hi, i'm using Stratix 10 AFU with HSSI configured in a serial loopback. According to the documentation, the PHY IP is configured as PCS Direct with 32 bit PMA width, and bit 79 is the rx_data_valid. ...
CheepinC_altera's avatar
CheepinC_altera
Icon for Regular Contributor rankRegular Contributor
4 years ago

Hi,


As I understand it, you have inquiries related to the rx_data_valid for the S10 XCVR. To ensure we are on the same page, just woud like to check with you on the following:


1. What is the specific XCVR PHY that you are using? Is it L/H-Tile Native PHY?


2. What is the specific Quartus version that you are using? Just wonder if you have had a chance to try with different Quartus version to help isolating Quartus version dependent problem?


3. Just wonder if you have had a chance to perform a functional simulation ie in Modelsim to check on the behavior?


4. Before the serial loopback is asserted, what is the lock status of the CDR?


5. If you are using external loopback (no serial loopback used), ie plug and unplug cable, is there any difference in the observation?


Please let me know if there is any concern. Thank you.