Forum Discussion
Altera_Forum
Honored Contributor
8 years agoParallel Flash Loader for MAX V
Hallo I am trying to use the Parallel flash loader (IP) core for configuration of my FPGA using a flash device and MAX V CPLD. I have read the application note and have a understanding how to d...
Altera_Forum
Honored Contributor
8 years agoYou create a project in Quartus and then add the IP from the IP catalog. Here is the user guide:
https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ug/ug_pfl.pdf