binuprOccasional Contributor2 years agoP-tile Debug toolkit design changes Hi there, I am using Intel Agilex-F series development which uses P-tile. I am trying to enable P-tile Debug took kit on the Intel reference design. I am referring to Section 7.2 of P-tile Debug too...Show More
Recent DiscussionsSystem PLL of Agliex5 PCIE example design cannot be locked after configurationBidirectional differential port on MAX10Quartus Pro invalid command name "End-trace"SolvedGTS Transceiver CompatibilityBackplane Ethernet 10GBASE-KR PHY FPGA IP