Altera_ForumHonored Contributor14 years agoOutput Pins stuck at VCC? Code issue? I am looking to latch an enable signal only when my fpga is addressed correctly and recieves a specific code. But i am having issues getting this to work. Is my code correct? Here is my verilo...Show More
Altera_ForumHonored Contributor14 years agothanks. i also found that if i clock the always block this works.
Recent DiscussionsDownload links not workingJTAG Chain Broken on Agilex 7-I Dev KitQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredDO-254 Cyclone10LP / CycloneVAgilex 5 Power