Forum Discussion

Contributor

4 years ago

Optimal frequency selection for IOPLL's VCO: minimize or maximize?

Is best IOPLL performance obtained by minimizing the VCO frequency, or maximizing it? The IOPLL IP generator GUI appears to be confused on this issue, at least for Stratix 10. It describes one thin...

Ash_R_Intel

Regular Contributor

4 years ago

Hi,

The decision to select VCO frequency by the user can be based on the following statement:

"The smallest phase shift is determined by the VCO period divided by eight (for I/O PLL)."

Reference: https://www.intel.com/content/www/us/en/programmable/documentation/mcn1440569668630.html#fnsrc_4

Regards

Forum Discussion

Optimal frequency selection for IOPLL's VCO: minimize or maximize?

Recent Discussions

Max10 FPGA Programming with .pof file

About ALTIOBUF simulation

Different FPGA model shows: DEV-AGM039EA

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0