Forum Discussion
SDe_J
Occasional Contributor
Occasional Contributoronnecting the F-Tile Reference and System PLL Clock IP out_coreclk_#i port to an IOPLL FPGA IP
Hello Intel forums, I'm trying to connect a out_coreclk from an F-tile Reference and System PLL Clock IP to an IOPLL. I understand that I cannot do this directly, so I'm following the workaround des...
Ash_R_Altera
Regular Contributor
Regular ContributorHi,
Please help me understand few things.
1) Are you checking the PLL status in HW or in simulation?
2) In the port map, the 'locked' signal is open. How are you checking the status of the PLL.
3) What is the status of rst input port to the PLL?
The frequency of the output clock from PLL is valid only after it gets locked. You should be measuring it only after lock.
Regards
SDe_JOccasional Contributor
Occasional ContributorHi,
Thanks for your response. Here's my answer:
1. I am checking in HW
2. I use signaltap to monitor the port directly
3. 'rst' is low when I check the locked status.
Regards,
Sam
