Forum Discussion
Altera_Forum
Honored Contributor
11 years agoThank you Tricky.
So if I generate eg: parallel_add0.qip, I can use it in my VHDL top design using simply the direct instantiation? eg: my_parall_add0_inst : parallel_add0 PORT MAP(......) Your help is really appreciated ! Have a nice day !