Forum Discussion

Honored Contributor

8 years ago

No logic elements although I have an output

Hello Please guide me why I don't see any logic element for the current code : LIBRARY ieee; USE ieee.std_logic_1164.all; Use ieee.numeric_std.all; USE work.my_data_types.all; -- to def...

Altera_Forum

Honored Contributor

8 years ago

Initially, you may do better using the mega wizard to generate the ram, then you know for sure that a ram will be used. Infered ram has to match the correct behavioural template to be correctly inferred, otherwise logic will be inferred.

Review this document for coding styles:

https://people.ece.cornell.edu/land/courses/ece5760/de1_soc/hdl_style_qts_qii51007.pdf

Forum Discussion

No logic elements although I have an output

Recent Discussions

JTAG Chain Broken on Agilex 7-I Dev Kit

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Request for Cyclone V Pinout File Information