Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

No logic elements although I have an output

Hello Please guide me why I don't see any logic element for the current code : LIBRARY ieee; USE ieee.std_logic_1164.all; Use ieee.numeric_std.all; USE work.my_data_types.all; -- to def...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

--- Quote Start ---

You cant "get more time"

Remmeber that all processes run simultaneously. All assignments happen in parrellel

I suggest reviewing your VHDL training materials. This is NOT like software programming.

--- Quote End ---

The number of logic elements are enormous ! is that because I have the entire image inside logic elements and I didn't utilize any memory ?