Forum Discussion

Honored Contributor

11 years ago

No ground pin in Max V 5M80ZE64I5N CPLD

We are planning to use Altera Max V 5M80ZE64I5N CPLD in oneof our designs. We need 54 user I/O’s in the design. As per the link https://www.altera.com/content/dam/altera-www/global/en_us/pdfs...

Altera_Forum

Honored Contributor

11 years ago

E-Pad footprint required more than 10% of E-pad size.

In Altera Forums, EQFP package pad soldering has been discussed. Please visit here.

http://www.alteraforum.com/forum/showthread.php?t=24773&highlight=eqfp

Just connect pad to ground but no connect cause configuration failure.

Forum Discussion

No ground pin in Max V 5M80ZE64I5N CPLD

Recent Discussions

Stratix III FPGA Development Kit

IP components used in the design have conflicting settings. Intel PCIE Ftile MCDMA

Cold Temperature Issue

The entire ALTPLL configuration interface is glitching. Anyone know how to fix this?

Looking for the Document ID 854068