Altera_ForumHonored Contributor15 years agoNios2 data cache with 32-byte burst error I took our hardware guy's FPGA (cyclone 2) with Nios2 processor & simply added a data cache with burst (32 bytes), size 512. It generated OK with SOPC builder (version 9.1 quartus II tools) but in...Show More
Altera_ForumHonored Contributor15 years ago --- Quote Start --- Is g110_core a custom IP in your design? --- Quote End --- g110_core is the project which does contain custom IP
Recent DiscussionsIssue with configuring EPCQ64A & CycloneAgilex5 A5EB013BB23BE4S BSDLMAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No ConnectASx4 Interface debug in MSEL=111 (JTAG mode)Avalon-ST configuration with Agilex 3 fails