Nios fifo

I am trying to incorporate fifo into my qsys design that I can load using dma and shift out using an external clock can anyone help a frustrated engineer