Forum Discussion

Honored Contributor

7 years ago

Nios DDR3 Test Example Project TimeQuest Negative Setup Slack

Hello everyone, I've been trying to understand the workings of the timing analyser recently. I need to implement an SDRAM Controller with Uniphy in my design. So I opened up an example pro...

multiple-attachments.zip32 KB

Altera_Forum

Honored Contributor

7 years ago

Oh I'm sorry about the screenshot

Please try this link

https://imgur.com/a/yr9ldwm (https://imgur.com/a/yr9ldwm)

The sdc file from the previous post was the generated sdc file. I just added the clock groups to see if that solves the failure.

I added the source project folder to my attachments. This is in its original form.

I would appreciate any help.

SoCKit_DDR3_Nios_Test.zip3.7 MB

Forum Discussion

Nios DDR3 Test Example Project TimeQuest Negative Setup Slack

Recent Discussions

Arria 10 GX RX max intra-differential pair skew

MAX10 Bitstreams Authentication

Cyclone 10 GX development board collaterals

Agilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?

AGRW027R28A2I2V Thermal Model