Newbie Verilog Q regarding Memory Accesses

Have developed a module with a memory element as follows: reg page_0_statement [65535:0]; I am attempting to access the memory from a NIOS C application as a 32 bit unsigned int. Therefore...