Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

newbie cyclone II design

hi guys, I am a newbie to FPGA, and I stumbled on a project wherein I was forced to abandon my microcontrollers in favor of FPGA.. The project involves controlling 16 sets of identical hardware...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

A normal I/O pin will have no problem meeting the 1-25Mhz and 1us rise time requirement, check the Cyclone II I/O pin specifications. Having said that, unusual loading conditions could cause problems, lots of capacitance, the need to drive a doubly terminated transmission line, etc. In these cases an external clock buffer should be used.