Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorNewbie can't load data into fifo
I am new to FPGAs. I'm unable to clock data into the mega function FIFOs (both lpm_fifo_dc and dcfifo) in the simulator. I assume I'm doing something wrong, so I've retraced my steps for creating a...
Altera_ForumHonored Contributor
Honored Contributorrdusedw is registered and synchronous with rdclk, you need an active rdclk as Jake said.
