Forum Discussion
Altera_Forum
Honored Contributor
12 years agoHi Evgeni,
--- Quote Start --- There is a PCIe core serves as an Avalon-MM master. User specifies, for example, 64Mbyte BAR, or 26bit. But I found that Qsys recalculates this to lower value, based on the actual addresses of connected Avalon slaves, for example 24 bit --- Quote End --- Ok, so your application is to use the Qsys PCIe core as a target device. My "complaints" relate to its short-comings as a PCIe master :) --- Quote Start --- By "worst case" I meant the most complex PCIe configuration of designs I work with. --- Quote End --- That's clearer, thanks! Cheers, Dave