Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

multiple clocks

Hi: I have two clocks in my design ,one is 12MHz ,the other is 50MHz ,when I transform a one bit signal from 12MHz to 50MHz ,the RTL viewer shows a very large delay between two registers that belo...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

When I saw the delay between the two registers belonging to the 12M and 50M clocks,I don't know why there is a delay .If the registers using the same clock ,there if no delay which is saw by RTL vierer .