Forum Discussion
New Contributormulticycle path latency
Super ContributorYes, you may use this method.
You can take a look this link on how to do it https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/mergedProjects/tafs/tafs/tcl_pkg_sdc_ver_1.5_cmd_set_multicycle_path.htm
After doing the above, you should be able to see the result in timing analyzer. Check the behavior if this is the one you want.
revkSorry for the late response getting back to this. I read the documentation sent and more besides, but it's not really answering my question. All of the examples I've seen show a signal that's got a lower sampling rate. I want to keep the sampling rate but introduce a delay. Typically one would do that simply with an extra register, but my timing is failing using that method. The signal is simply a transceiver output in my case and it fails timing between the transceiver and the first register that uses the signal.
