Altera_ForumHonored Contributor11 years agoMPFE problemI have a problem about multi-port front end in DDR3 as follows:(thanks for attention)mpfe_pro.jpg54 KB
Recent DiscussionsAgilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When UnpoweredLTC Connector DE10-Standard FPGAQSPI DDR Interface with Cyclone10LP: Maximum frequencySystem PLL of Agliex5 PCIE example design cannot be locked after configurationMAX 10 FPGA POR trip Levsl and tRAMP