Altera_ForumHonored Contributor11 years agoMPFE problemI have a problem about multi-port front end in DDR3 as follows:(thanks for attention)mpfe_pro.jpg54 KB
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information