Minimum pulse width error

Hi, I am geting a minimum pulse width error when I am trying to send a clock signal throw my fpga. verilog code: module top ( input CLK_125, output TX_CLK ); alw...