Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Mike

Inquiring if anyone can provide the termination finish for SAC alloy Altera PN EP2S60F484I4N

No RepliesBe the first to reply

Recent Discussions

  • Engineer_M_H's avatar
    Suche Programmierspezifikation für Altera EPM5130QC-1 / CY7C346 (MAX5000)
    4 hours ago
    Engineer_M_H
  • NAika's avatar
    Inquiry Regarding MAX 10 TDO Output Level During JTAG Operation
    5 hours ago
    NAika
  • jaykrishna1's avatar
    HSIO Differential Clock Output VOD and VOCM
    7 hours ago
    jaykrishna1
  • SandeshKumar's avatar
    Quartus Programmer 21.1: JTAG Server Error Code 82 – Port 1309 Cannot Be Bound
    1 day ago
    SandeshKumar
  • pryngshu's avatar
    Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY
    1 day ago
    pryngshu
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo