Forum Discussion
jaylong
New Contributor
New ContributorMetastable
I'm a beginner, and after designing an adder, I wanted to use SignalTap to check the synthesized signals. However, I found that the signals are not as expected. It seems to be due to metastability is...
jaylongNew Contributor
New Contributor"Report Ignored Constraints: No Ignored Constraints Found. By the way, I want to constrain the PLL clock. Should I set it individually, or should I use the 'derive PLL clocks' feature?
