Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Memory works in simulation, but not on HW?

Hello guys, I used the megafunction wizard to create 1-Port RAM. Then I managed to make the input and output bus as a single bi-directional bus. So the top level entity is : entity SRAM is port ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

The signals are active low, it 's my own design, and of course the WR and OE can not be active at the same time (Data contention hazards might occur). I'm sure they can not be active at the same time as im using advanced microcontroller from ST and it has memory controller as a peripheral, so WR and OE can not be active at the same time. I will recheck the IOs mapping , and will change the whole IOs and see how things go .