Forum Discussion
Altera_Forum
Honored Contributor
16 years agoI seem to recall that the design uses a reduced number of row addresses to reduce the SDRAM span (it's too large to hook up to the Nios II instruction master). That memory device should have it's own presets so you may want to go into the SDRAM controller and re-apply the preset to make sure the parameterization is correct.