Memory SRAM/FLASH in DE1 Altera setting address problems

Question

Good day...

I'm new in forum and i didn't find any post related to my problem...

I'm trying write and read the external memory (SRAM or Flash whathever) in DE-1, using VHDL.

IDE: Quartus 13.0

My problem is the memory address isn't changing, and doesn't matter any of Output/Write/Chip Enable flag, the memory state is 'locked'.(write/read still 'working' even if chip is disabled)

Code in the attachment

altera_forum · Answer

Well...

i found the error in the code, is working and i uploaded the project in my github repository.

https://github.com/ctrigger/fpga-altera-vhdl

the code is commented, so if any others get the same problem or similar i hope this example solve it.

Forum Discussion

Memory SRAM/FLASH in DE1 Altera setting address problems

1 Reply

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information