Memory controllers for CycloneIII devices.

Can some one explain how to generate rtl for Memory designs using Quartus for Cyclone III devices.

I tried generating High performance controllers for DDR2 (for CycloneIII only high performance IP's are enabled) but the IP tool bench is not gettinhg open for it.