Measuring processing time

No - and why would you care?

With a synchronous design, you shouldnt care about path delays like this, especially not on a clock. You just know that data will always arrive before the clock. If the timing analyser fails for a given path, you need to reduce the logic on that path (break it up with registers), NOT skew the clock on the failing path. If it was even possible, it would easily lead to chaos!