Forum Discussion

johnson037's avatar
johnson037
Icon for New Contributor rankNew Contributor
1 year ago

May I use agilex5 SERDES TX Function and Let the SERDES TX Function Data Rate Lower than 600Mb

Hi : We have used to use CycloneV FPGA SERDES TX Function to Verify our ASIC Function, and the SERDES TX Function data rate is only 192Mb, the Quartus IP Mega-Function Wiza...
Generic Io
FvM's avatar
FvM
Icon for Super Contributor rankSuper Contributor
1 year ago
Hi,
first I must confess that I don't understand the concept of Agilex 5 (and also Agilex 7 M) SERDES which isn't able to handle commonly used data formats like 8b/10b coded streams or popular data rates natively. It seems to ignore standard application requirements.
Low data rate SERDES can be always implemented in FPGA fabric without using specific IP. Question is if you need to implement CDR with your serial receiver. I guess not because it's neither available for Cyclone V without specific user logic.

There's also an option to use >= 600 MBPS SERDES as an oversampling front end for 192 MBPS, but it's probably simpler to implement low speed SERDES directly.

Regards
Frank
  • johnson037's avatar
    johnson037
    Icon for New Contributor rankNew Contributor
    1 year ago

    Hi Frank :

    thanks for your reply,

    last Mail, you have mentioned that "Low data rate SERDES can be always implemented in FPGA fabric without using specific IP"

    I don't know how to implement your suggestion, because SERDEX TX is Pos/Neg edge clock Double Data Rate transmit

    method.

    Could you offer me some reference Data to let me study how to implement

    "192Mb SERDES TX Function without using specific IP"

    Sincerely thanks for your technical Support.