Altera_ForumHonored Contributor9 years agoMaximum Performance of DDR2 ALTMEMPHY on Cyclone-III Hi I have a design, using DDR2 and ALTMEMPHY on the Cyclone-III. My DDR2 IOs are on the side of FPGA (Row IO). According to the 2008 release of AN-445, maximum clock rate of the ALTMEMPHY is 16...Show More
Recent DiscussionsTrouble Getting started with Stratix 10 SOCSolvedJTAG Chain Broken on Agilex 7-I Dev KitAgilex 5 PowerIssue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.Agilex5 A5EB013BB23BE4S BSDLSolved