Forum Discussion
Altera_Forum
Honored Contributor
11 years agoMaximum output clock frequency
Hello, I'm trying to build a random code generator using an Altera FPGA (since I do not have started yet, the choice of FPGA series is still open). To specify my system I need to know the max...
Altera_Forum
Honored Contributor
11 years agoI will do my design and run it quartus for various devices and directly see what maximum output clock is possible. But be aware that fpga generated clocks suffer jitter