Altera_Forum
Honored Contributor
9 years agoMax10
Hi,
I am new in designing FPGA. I have a very simple question, on MAX 10, there are high speed and low speed io pins. My question is does the clock pins on low speed io pins bank have less accuracy than the one on high speed io pins banks?