Forum Discussion
Altera_Forum
Honored Contributor
8 years agoIf waitrequest is active, you always have to hold all the signals (address, write, writedata on writes; address and read on reads) until the clock cycle after waitrequest is released. See the Avalon spec:
https://www.altera.com/en_us/pdfs/literature/manual/mnl_avalon_spec.pdf