I'm looking for a clever way to update MAX10 in are large scale deployment of servers where we don't need to power cycle each system in the datacenter. Currrently, customer is remote updating across 1000s of systems, but they don't have remote PDU power cycling capability. Anyone know a trick to update this Power Seq CPLD with new FW and not require power cycling the system?

You can trigger it with an external signal or use a control mechanism like a Nios processor. This training discusses the Nios flow: https://learning.intel.com/developer/learn/course/external/view/elearning/341/remote-system-upgrade-in-intelr-maxr-10-devices

Max10 remote update without power cycling the board

5 Replies

sstrell
Super Contributor
3 years ago
The RSU feature of MAX10 doesn't require a power cycle to implement. It can be triggered through software. Are you saying this feature is not being used? https://www.intel.com/content/www/us/en/docs/programmable/683865/current/remote-system-upgrade.html
John_T_Intel2
New Contributor
3 years ago
I've read thru the RSU sections and reviewed the flow diagram, I'm not seeing the details on how the MAX10 loads and runs the new image without power cycling. Can you be more specific? Thanks for your initial response.
sstrell
Super Contributor
3 years ago
You can trigger it with an external signal or use a control mechanism like a Nios processor. This training discusses the Nios flow:

https://learning.intel.com/developer/learn/course/external/view/elearning/341/remote-system-upgrade-in-intelr-maxr-10-devices
jozephka99
Contributor
3 years ago
Yes you can trigger the FPGA to power cycle by writing the dualboot registers (https://www.intel.com/programmable/technical-pdfs/683865.pdf page:65). But the device must power cycle to be able to update the hardware design.
- John_T_Intel2
  New Contributor
  3 years ago
  Instructions are not clear, and by "power cycling" are you referring to removal of the STBY power? or are you suggesting just a reboot of the CPLD? My goal is to not power cycle the system, i.e. AC cycle since that's the only way to remove STBY power to the system.

Forum Discussion

Max10 remote update without power cycling the board

5 Replies

Recent Discussions

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered

LTC Connector DE10-Standard FPGA

QSPI DDR Interface with Cyclone10LP: Maximum frequency

System PLL of Agliex5 PCIE example design cannot be locked after configuration

MAX 10 FPGA POR trip Levsl and tRAMP