Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

DZabr's avatar
DZabr
Icon for New Contributor rankNew Contributor
6 years ago

MAX10 programming problem

Hello! I am trying to program my max10 device I tried to program with .sof through Quartus programmer 18 and it went well, both verilog and nios part worked. But when I try .pof I got: Info (2090...
Ahmed_H_Intel1's avatar
Ahmed_H_Intel1
Icon for Frequent Contributor rankFrequent Contributor
6 years ago

Here are some examples:

https://fpgacloud.intel.com/devstore/platform/16.1.0/Standard/dual-boot-design-example-max10-de10-lite/

https://fpgacloud.intel.com/devstore/platform/16.1.0/Standard/max10-remote-system-upgrade-rsu-over-uart-for-nios-ii-processor/

https://fpgacloud.intel.com/devstore/platform/16.0.0/Standard/sdram-nios-test-max10-de10-lite/

Regards,

Recent Discussions

  • AragornStrider's avatar
    Is VCCPD = 3.3V and VCCIO = 2.5V allowed on an Arria V?
    3 hours ago
    AragornStrider
  • BCuze's avatar
    Agilex 3 PLL in Source Synchronous mode ?
    10 hours ago
    BCuze
  • FabriceNs's avatar
    RSU: How to handle FACTORY_IMAGE signing and trust validation?
    16 hours ago
    FabriceNs
  • MLars19's avatar
    Cyclon 5 tampering protection bit
    16 hours ago
    MLars19
  • BrianSune_Froum's avatar
    EP4CE22F 256 net length report not found
    Solved
    19 hours ago
    BrianSune_Froum
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo