Altera_ForumHonored Contributor9 years agoMAX10 pin too close to PLL clock Hi all, I install a new Quartus 16.0 and faced with the problem that the project compilation with error message. Error (18496): The Output CH4_TXCO in pin location 29 (pad_9870) is too close to ...Show Morepic.JPG46 KB
Altera_ForumHonored Contributor9 years agoMaybe device characterization seems be changed, adding restrictions. I don't know the reason.
Recent DiscussionsAgilex5 A5EB013BB23BE4S BSDLMAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No ConnectASx4 Interface debug in MSEL=111 (JTAG mode)Avalon-ST configuration with Agilex 3 failsB32A (1591) Package Mechanical Drawing