Max10 On-Chip-Flash/Dual Configuration Unconstrained Clocks

Question

Hi,

I'm using altera_dual_boot and altera_onchip_flash in a MAX10M08DAF256C8G with Quartus Prime Lite 15.1.0.

In TimeQuest I get the followed messages:

Node: ...|altera_onchip_flash_onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP was determined to be a clock but was found without an associated clock assignment.

Node: ...|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk was determined to be a clock but was found without an associated clock assignment.

Are there any solutions to constrain the signals and avoid this messages?

Thanks and best regards

Guenter

altera_forum · Answer

Is your .sdc file simply out of date? Have you updated your design but not reflected the changes in the timing constraints file?  Cheers, Alex

Forum Discussion

Max10 On-Chip-Flash/Dual Configuration Unconstrained Clocks

1 Reply

Recent Discussions

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered

LTC Connector DE10-Standard FPGA

QSPI DDR Interface with Cyclone10LP: Maximum frequency

System PLL of Agliex5 PCIE example design cannot be locked after configuration

MAX 10 FPGA POR trip Levsl and tRAMP