Forum Discussion

Honored Contributor

8 years ago

MAX10 constraining IO problems

Hello, I am fairly new to FPGA development and learning about constraining my system but am really struggling. My system 'works' at certain clock frequencies but change something and I have I/O gl...

Altera_Forum

Honored Contributor

8 years ago

Your picture is way too small to see, so it's difficult to understand what is going where. Try going through this training to see if helps in setting this up. Then come back here if you're still having issues.

https://www.altera.com/support/training/course/ocss1000.html

Forum Discussion

MAX10 constraining IO problems

Recent Discussions

Cyclone 10 LP's Extended Industrial parts

Bidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the node

Obsolescence issues

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification