Forum Discussion

Honored Contributor

8 years ago

MAX V CPLD Reset and OE

Hi Guys, I have a problem with the RESET and OE. I noted the MAX V CPLD has assigned pin 44 as DEV_CLR and pin 43 as DEV_OE. I have set pin 44 as my global reset in my design. However, after c...

Altera_Forum

Honored Contributor

8 years ago

DEV_CLRn and DEV_OE are dedicated configuration pins. You may refer to Max V Pin Connection Guidelines for the information of these 2 pins:

https://www.altera.com/en_us/pdfs/literature/dp/max-v/pcg-01012.pdf

Forum Discussion

MAX V CPLD Reset and OE

Recent Discussions

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working

JTAG Chain Broken on Agilex 7-I Dev Kit