Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

MAX V CPLD Reset and OE

Hi Guys, I have a problem with the RESET and OE. I noted the MAX V CPLD has assigned pin 44 as DEV_CLR and pin 43 as DEV_OE. I have set pin 44 as my global reset in my design. However, after c...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

I would suggest not using the DEV_CLRn and DEV_OE Pins as these are used during configuration. Try changing the Reset and OE pins to other GPIO and then check. When not using the DEV_CLRn it should be tied high.