MAX V - UFM IP core signals remain undefined when I try to simulate using a test bench

I have implemented a system where I store a 3 bit value to the UFM in my CPLD using a 'SET' signal, and read that value from the UFM using a 'GET' signal. The system is running on the board partly...