Altera_ForumHonored Contributor16 years agoMax II CPLD design failing at low temperatures I have a design that uses an industrial temperature Max II (EPM2210GF256I5). The design is very simple. It does some serial pass-through at 115,200 baud and some at a higher rate (16 x 64kHz). The ma...Show More
Altera_ForumHonored Contributor16 years agoHi, typical behaviour if your design is not FULLY synchronous :D Hope this help.
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?