Forum Discussion
Altera_Forum
Honored Contributor
16 years agoThis concerns to timing specifications of Cyclone II device EP2C35F672C6.
According the I/O standard used you can calculate maximum delays and clock rate for every FPGA's pin. http://www.altera.com/literature/hb/cyc2/cyc2_cii51005.pdf