In my hardware environment, a "Max 2" IC occasionally gets destroyed - it pulls down the 3.3 V power supply. What can be the cause for this? Can it be anything else than electrostatic discharge? The inputs of the IC have a voltage between 0 and 3.3 V (so this should do no harm).

Recheck all max 2 pins the device on the pcb as it is realy connected with the datasheet if you use a new unprogrammed device will it be destroyed as well ? if no check wheter you have two outputs connected. check the labeling on your device with the datesheet if you have the correct device mounted.

Thank you for your answer, MSchmitt. --- Quote Start --- check the labeling on your device with the datesheet if you have the correct device mounted. --- Quote End --- It is the correct device. The label on the device package says "EPM570T100C4N". This is equal to the device setting in the corresponding Quartus project. --- Quote Start --- if you use a new unprogrammed device will it be destroyed as well ? --- Quote End --- No, it is not destroyed, but even when it is programmed, it may work as expected. There are both cases (destroyed and not destroyed) when programmed, and there may be both cases when not programmed - but I can't verify that. --- Quote Start --- check wheter you have two outputs connected. --- Quote End --- No outputs are connected with each other. --- Quote Start --- Recheck all max 2 pins the device on the pcb as it is realy connected with the datasheet --- Quote End --- Well, the datasheet (device handbook) does not contain the pinout, does it? Would you recommend to take the ".pin" file of my Quartus project and to compare it with the PCB schematics?

--- Quote Start --- The label on the device package says "EPM570T100C4N". This is equal to the device setting in the corresponding Quartus project. Well, the datasheet (device handbook) does not contain the pinout, does it? Would you recommend to take the ".pin" file of my Quartus project and to compare it with the PCB schematics? --- Quote End --- You can use this file http://www.altera.com/literature/dp/max2/epm570.pdf and check ALL pins between the pdf and your schematics & layout also use Quartus -> Assignments -> Pin Planer and check all entries. Next step, check your project settings for this device how it should handle unused pins. If there is no mistake between altera documentation and your design, then check for ESD problems in your enviroment. i remember that we had a chair that was not ESD save and depending on the person some pcb were damaged due to ESD. replacing the chair with one that was ESD safe solved this problem. Also you power suppply and or your design at all can have problems. voltage over and undershots on input pins, gnd bouncing (probably wont destroy the device) as your problem happens on more than one pcb then it must be a design weakness, quartus settings or schematics or enviroment.

--- Quote Start --- check ALL pins between the pdf and your schematics & layout --- Quote End --- VCCINT and VCCIO are connected to 3.3 V; GNDINT and GNDIO are connected to 0 V; TDI, TCK, TMS and TDO are connected to pull-down resistors and to the Altera Byte Blaster; GCLK and DEV_OE and DEV_CLRn pins are used as "User I/O". --- Quote Start --- also use Quartus -> Assignments -> Pin Planer and check all entries. --- Quote End --- All "User I/O" outputs pins have a high impedance load; all "User I/O" input pins have an input between 0 V and 3.3 V. All unused "User I/O" pins have either an input between 0 V and 3.3 V or are unconnected. --- Quote Start --- check your project settings for this device how it should handle unused pins. --- Quote End --- They are reserved "as input tri-stated". On the conditions above, can any cause of the device destruction be excluded except the following? --- Quote Start --- ESD problems in your enviroment [...] voltage over and undershots on input pins, gnd bouncing --- Quote End ---

regarding power connection, it seems to be okay from schematic view, your pcb is another part how it is layouted from an SI oder EMI view. regarding the io pins, they are fine from my side. and for the last point, do you have some kind of GND Loop ? PC -> Blaster -> JTAG -> PCB -> any-Interface -> PC or via some kind of measurement device like scope ? the GND potential of your scope is normaly PE what is GND on your PC (Blaster)

Max 2 IC occasionally gets destroyed | Altera Community

14 Replies

Altera_Forum
Honored Contributor
17 years ago
Hi,
Can you please draw a diagram and attach it to this disucssion?
Thanks
Altera_Forum
Honored Contributor
17 years ago
Hi Uk Fixer

I have attached a diagram of the situation I described last time.
Altera_Forum
Honored Contributor
10 years ago
--- Quote Start ---
In my hardware environment, a "Max 2" IC occasionally gets destroyed - it pulls down the 3.3 V power supply. What can be the cause for this? Can it be anything else than electrostatic discharge? The inputs of the IC have a voltage between 0 and 3.3 V (so this should do no harm).
--- Quote End ---

I have the same problem on max V CPLD. All the power supply pins are short-ciruited to GND pin. I suspect te GND loop but it looks like it's not really repeatable, so far 3 CPLD have been burned during programming.
Did you find solution to this problem?
Altera_Forum
Honored Contributor
10 years ago
--- Quote Start ---
Did you find solution to this problem?
--- Quote End ---

No, I did not.

Forum Discussion

Max 2 IC occasionally gets destroyed

14 Replies

Recent Discussions

Suche Programmierspezifikation für Altera EPM5130QC-1 / CY7C346 (MAX5000)

Inquiry Regarding MAX 10 TDO Output Level During JTAG Operation

HSIO Differential Clock Output VOD and VOCM

Quartus Programmer 21.1: JTAG Server Error Code 82 – Port 1309 Cannot Be Bound

Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY