Altera_ForumHonored Contributor8 years agoMax 10 IO status when Jtag Programming Hi there, I use Max 10 10M04DAU324 Series FPGA in our design. Only I konw that IO status keeps tri-state with internal weak pull-high when CFM to SRAM(config mode) as attachment picture sh...Show MoreMax 10 programming diagram.png10 KB
Recent DiscussionsCyclone 10 LP's Extended Industrial partsRequest for reliability report for 10M25DAF256C8GTiming Behavior of Remote Update IP After Reset on Cyclone 10 GX (10CX150YF672E5G)Agilex 5 PowerRequest for REACH 253 Substance Certificate