Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

MAX 10 in place of Cyclone IV

Well, this seems fine to me, but I thought I'd ask the experts before doing it: I've made a VHDL design that's currently working on a Cyclone IV E. It uses the internal RAM (dual port mode), ab...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Just to make sure, this doesn't count as pre-initialized memory, right? 

	type MATRIX is array (0 to 7, 0 to 15) of INTEGER;
	signal R_MATRIX : MATRIX := (
	
		(70, 68, 66, 64, 86, 84, 82, 80,  102,100, 98, 96,118,116,114,112),
		(71, 69, 67, 65, 87, 85, 83, 81,  103,101, 99, 97,119,117,115,113),
		(72, 74, 76, 78, 88, 90, 92, 94,  104,106,108,110,120,122,124,126),
		(73, 75, 77, 79, 89, 91, 93, 95,  105,107,109,111,121,123,125,127),
		(6,  4,  2,  0, 22, 20, 18, 16,   38, 36, 34, 32, 54, 52, 50, 48),
		(7,  5,  3,  1, 23, 21, 19, 17,   39, 37, 35, 33, 55, 53, 51, 49),
		(8, 10, 12, 14, 24, 26, 28, 30,   40, 42, 44, 46, 56, 58, 60, 62),
		(9, 11, 13, 15, 25, 27, 29, 31,   41, 43, 45, 47, 57, 59, 61, 63));